

# Cool LiteRunner-LX800 PC/104 CPU Board

## Technical Manual



## ***Technical Manual Cool LiteRunner-LX800***

LiPPERT Document: TME-104-CLR-LX800-R1V15.doc Revision 1.15

Copyright ©2011 LiPPERT Embedded Computers GmbH, All rights reserved

### **Trademarks**

MS-DOS, Windows, Windows 95, Windows 98, Windows NT and Windows XP are trademarks of Microsoft Corporation. PS/2 is a trademark of International Business Machines, Inc. Intel and Solid State Drive are trademarks of Intel Corporation. Geode is a trademark of Advanced Micro Devices. PC/104 is a registered trademark of PC/104 Consortium. All other trademarks appearing in this document are the property of their respective owners.

### **Disclaimer**

Contents and specifications within this technical manual are subject of change without notice.

LiPPERT Embedded Computers GmbH provides no warranty with regard to this technical manual or any other information contained herein and hereby expressly disclaims any implied warranties of merchantability or fitness for any particular purpose with regard to any of the foregoing. LiPPERT Embedded Computers GmbH assumes no liability for any damages incurred directly or indirectly from any technical or typographical errors or omissions contained herein or for discrepancies between the product and the technical manual. In no event shall LiPPERT Embedded Computers GmbH be liable for any incidental, consequential, special, or exemplary damages, whether based on tort, contract or otherwise, arising out of or in connection with this user's guide or any other information contained herein or the use thereof.

## Table of Contents

<b>1</b>	<b>Overview</b>	<b>1</b>
1.1	Introduction .....	1
	Features .....	1
	Block Diagram .....	2
1.2	Ordering Information .....	3
	Cool LiteRunner-LX800 Models .....	3
	Cable Sets and Accessories .....	3
1.3	Specifications .....	4
	Electrical Specifications .....	4
	Environmental Specifications .....	4
	MTBF .....	4
1.4	Mechanical .....	5
	Top .....	5
	Bottom (vertical mirrored) .....	6
<b>2</b>	<b>Getting Started</b>	<b>7</b>
2.1	Connector Locations .....	7
	Top .....	7
	Bottom .....	8
2.2	Jumper Locations .....	9
2.3	LED indicators .....	10
2.4	Hardware Setup .....	11
<b>3</b>	<b>Module Description</b>	<b>12</b>
3.1	Processor .....	12
3.2	Companion .....	13
3.3	Audio Interface .....	14
3.4	Graphics-Controller .....	14
	SVGA Configuration .....	14
	VGA Connector .....	16
	Flat Panel and LVDS Configuration .....	16
	Flat Panel Connector 18 Bit .....	17
	LVDS Connector .....	18

LVDS Color Mapping .....	18
Backlight Connector .....	19
Display Voltage Jumpers .....	19
<b>3.5 Compact Flash Socket .....</b>	<b>20</b>
<b>3.6 Ethernet Controller .....</b>	<b>21</b>
Ethernet Interface .....	21
<b>3.7 On Board Power Supply .....</b>	<b>22</b>
Power Connector .....	22
<b>3.8 EIDE Port .....</b>	<b>23</b>
EIDE Connector .....	23
<b>3.9 PS/2 Interface .....</b>	<b>24</b>
Keyboard and Mouse Connector .....	24
<b>3.10 USB 2.0 Ports .....</b>	<b>24</b>
USB 2.0 Connector 0 .....	25
USB 2.0 Connector 1 .....	25
USB 2.0 Connector 2/3 .....	25
<b>3.11 Serial Ports .....</b>	<b>26</b>
COM1/2 .....	27
RS485-Termination Jumpers .....	27
<b>3.12 IrDA Interface .....</b>	<b>28</b>
<b>3.13 Parallel Port LPT .....</b>	<b>28</b>
LPT Connector .....	28
<b>3.14 Speaker .....</b>	<b>29</b>
<b>3.15 External Power-Button .....</b>	<b>29</b>
<b>3.16 Reset-In Signal .....</b>	<b>30</b>
<b>3.17 Internal Battery .....</b>	<b>30</b>
<b>3.18 External Battery .....</b>	<b>30</b>
<b>3.19 Supervisory .....</b>	<b>31</b>
<b>3.20 Mini-PCI BUS Interface .....</b>	<b>32</b>
Mini-PCI Connector (X20) .....	33
<b>3.21 PC/104 Bus Interface .....</b>	<b>34</b>
PC/104 Bus Connector .....	34

3.22	BIOS Recovery .....	35
<b>4</b>	<b>Using the Module</b>	<b>36</b>
4.1	Watchdog .....	36
4.2	LEMT functions.....	36
4.3	BIOS.....	37
	Battery Jumper (default : OFF).....	37
	Configuring the XpressROM BIOS .....	37
	Trouble Shooting BIOS Settings .....	45
	<b>Programming Examples .....</b>	<b>46</b>
	GPIOs on SUPERVISORY .....	46
	Serial Port COM3 .....	47
	LIVE-LED .....	48
	Watchdog .....	49
	Reading Temperatures.....	50
	Reading Voltages .....	51
4.4	Drivers .....	52
<b>5</b>	<b>Address Maps</b>	<b>53</b>
5.1	Memory Address Map .....	53
5.2	I/O Address Map .....	54
5.3	Interrupts .....	55
5.4	DMA Channels.....	55
5.5	PC/104 Bus Address Space .....	56
	<b>Appendix A, Contact Information</b>	<b>A</b>
	<b>Appendix B, Additional Information</b>	<b>B</b>
B.1	Additional Reading.....	B
B.2	PC/104.....	B
	<b>Appendix C, Getting Help</b>	<b>C</b>
	<b>Appendix D, Revision History</b>	<b>D</b>

## Acronyms

AC97	Audio Codec 97
ACPI	Advanced Configuration and Power Management Interface
AES	Advanced Encryption Standard
APM	Advanced Power Management
ATA	Advanced Technology Attachment
BIOS	Basic Input Output System
BPP	Bits Per Pixel
CD	Compact Disc
CF	Compact Flash
COM	Communication Equipment
CPU	Central Processing Unit
CRT	Cathode Ray Tube
DAC	Digital-to-Analog-Converter
DDR	Double Date Rate
DMA	Direct Memory Access
DOT	Dynamic Overclocking Technology
EIDE	Enhanced Integrated Device Electronics
EMC	Electromagnetic Compatibility
ETH	Ethernet
FIFO	First In First Out
FPU	Floating Point Unit
FWH	Firmware Hub
GPIO	General Purpose Input Output
HDD	Hard Disk Drive
I <sup>2</sup> C	Inter-Integrated Circuit
IP	Internet Protocol
IrDA	Infrared Data Association
ISA	Industry Standard Architecture
LCD	Liquid Crystal Display
LED	Light Emitting Diode
LPC	Low Pin Count
LVDS	Low Voltage Differential Signaling
MAC	Media Access Control
MMU	Memory Management Unit
PCI	Peripheral Component Interconnect
PE	Potential Earth
PME	Power Management Event
PHY	Physical Interface
PLL	Phase-Locked Loop
PS/2	Personal System/2
PWR	Power
SMB	System Management Bus
SMC	System Management Controller
SPI	Serial Peripheral Interface
SSD	Solid State Drive
SVGA	Super Video Graphics Array
TCP	Transmission Control Protocol
TFT	Thin-Film Transistor
TLB	Translation Look-aside Buffer
UART	Universal Asynchronous Receiver Transmitter
USB	Universal Serial Bus
UDMA	Ultra-Direct Memory Access
UDP	User Datagram Protocol
VGA	Video Graphics Array
WDOG	Watchdog

# 1 Overview

## 1.1 Introduction

The Cool LiteRunner-LX800 is a PC/104 board with AMD's Geode™ LX processor and has a very good performance- power- ratio. The board comprises all peripherals needed for an embedded PC on a small 3.775" by 4.050" printed circuit board. On the top side it is fully plug-in compatible with the Cool LiteRunner 2.

The Cool LiteRunner-LX800 integrates a powerful yet efficient AMD Geode™ LX800 processor together with a CS5536 I/O companion and a Super I/O chip to form a complete PC, with all the standard peripherals already onboard. There is a graphics controller with VGA and LVDS adapters to connect different sorts of display terminals. Backlighting is provided for LCD modules too.

Two fast 100/10BaseT Ethernet ports, two RS232/RS422/RS485 serial ports, one RS485/ IrDA serial port and four USB 2.0 host ports handle the communication with external devices. There are PS/2 connectors for keyboard and mouse as well as a parallel printer port available. An IDE ATA100 adapter allows connection of hard disk or CD drives. Applications that require non-moving storage can use a plugged compact flash in a mounted socket which is connected to the ATA-controller.

System expansion can easily be realized over PC/104 and I<sup>2</sup>C bus connectors.

The Cool LiteRunner-LX800 is powered by a 5V-only supply and supports ACPI, advanced power management and PCI power management. Security critical applications take advantage of the Geode LX processor, too. It has an on-chip AES 128-bit crypto acceleration block capable of 44 Mbps throughput on either encryption or decryption. The AES block runs asynchronously to the processor core and is DMA based.

The Cool LiteRunner-LX800 runs DOS, Windows, Linux and VxWorks operating systems.

### Features

#### CPU

- AMD Geode™ LX 800@0.9W (500MHz)
- Cache Memory with:
  - 64 KB/64 KB level 1 I/D caches
  - TLB (Translation Look-aside Buffer):
  - 128 KB level 2 cache
- Efficient Prefetch

#### Chipset

- AMD CS5536 companion device

#### Interfaces

- 2 x Ethernet 10/100BaseT
- Compact Flash Type 1 and 2 header
- ATA-6 EIDE (Ultra DMA-100)
- PS/2 Keyboard/Mouse
- AC97 Audio ports
- 4 x USB 2.0 ports
- 1 x RS485/RS422/IrDA port
- 2 x RS232RS485/RS422, software selectable
- 1 x parallel port

#### Main Memory

- soldered 256 MB DDR SDRAM 400 MHz


#### Extension slots

- 1 x 16-bit PC/104 with full DMA capability
- 1 x Mini PCI Slot

- SVGA monitor
- 18 Bit Flat Panel
- 18/24 Bit LVDS for displays
- MISC signals:
  - external power button, I<sup>2</sup>C bus, speaker, external reset button, hardware monitoring and general purpose signals external battery connector
- Power supply

Other configurations are possible at high volumes.

# Block Diagram



## 1.2 Ordering Information

### Cool LiteRunner-LX800 Models

Order number	Description
702-0008-10	Cool LiteRunner-LX800 with AMD GEODE LX800@0.9W (500 MHz), low power consumption, 256 MB DDR SDRAM, 4x USB2.0, IrDA, RTC, Battery, EIDE, Compact Flash socket, 3x COM, LPT (EPP/EPC), PS/2 Keyboard, PS/2 Mouse, WDOG, LEMT, PC/104 bus, VGA controller, LVDS Interface, TFT Interface, 2x Fast Ethernet 100/10BaseT  Operating temperature range: Commercial, 0°C ... +60°C
802-0008-10	Cool LiteRunner-LX800 with AMD GEODE LX800@0.9W (500 MHz), low power consumption, 256MB DDR SDRAM, 4x USB2.0, IrDA, RTC, Battery, EIDE, Compact Flash socket, 3x COM, LPT (EPP/EPC), PS/2 Keyboard, PS/2 Mouse, WDOG, LEMT, PC/104 bus, VGA controller, LVDS Interface, TFT Interface, 2x Fast Ethernet 100/10BaseT  Operating temperature range: Industrial, -20°C...+60°C  This part number includes the part number 702-0008-10, combined with the part number 031-0001-00 (or 031-0002-10), which is the qualification testing for extended (or industrial) temperature range.
902-0008-10	Cool LiteRunner-LX800 with AMD GEODE LX800@0.9W (500 MHz), low power consumption, 256MB DDR SDRAM, 4x USB2.0, IrDA, RTC, Battery, EIDE, Compact Flash socket, 3x COM, LPT (EPP/EPC), PS/2 Keyboard, PS/2 Mouse, WDOG, LEMT, PC/104 bus, VGA controller, LVDS Interface, TFT Interface, 2x Fast Ethernet 100/10BaseT  Operating temperature range: Extended,-40°C...+85°C  This part number includes the part number 702-0008-10, combined with the part number 031-0001-00 (or 031-0002-10), which is the qualification testing for extended (or industrial) temperature range.

### Cable Sets and Accessories

Order number	Description
863-0016-10	Adapter Cable Set Power, PS/2 keyboard and mouse, Audio and USB, Ethernet and USB, Ethernet, VGA-CRT, 2x USB, COM1, COM2, LPT, IDE (44 pin, 2mm), cable adapter 2.5" > 3.5", adapter 3.5" > 2.5"

### Mini PCI extension boards

Order number	Description
806-0005-10	Mini-PCI module, 2x firewire port, w/o cable.  Operating temp. range: -20°C .. +60°C
806-0006-10	Mini-PCI module, 2x COM (RS232/422/485), 2 cables.  Operating temp. range: -20°C .. +60°C

## 1.3 Specifications

### Electrical Specifications

Supply voltage	+5 V DC
Rise time	< 10 ms
Supply voltage tolerance	± 5% <sup>1</sup>
Inrush current	7.5 A, 5 µs
Supply current	1.2 A <sup>2</sup> (maximum, Memtest86 v1.70) 0.84 A (typical, Windows XP idle mode) 0.045 A (typical, suspend to ram mode)

### Environmental Specifications

#### *Operating:*

Temperature range	0 ... 60 °C (commercial version) -20 ... 60 °C (industrial version) -40 ... 85 °C (extended version)
Temperature change	max. 10K / 30 minutes
Humidity (relative)	10 ... 90 % (non-condensing)
Pressure	450 ... 1100 hPa

#### *Non-Operating/Storage/Transport:*

Temperature range	-40 ... 85 °C and more t.b.d.
Temperature change	max. 10K / 30 minutes
Humidity (relative)	5 ... 95 % (non-condensing)
Pressure	450 ... 1100 hPa

### MTBF

MTBF at 25°C 308 342 hours

- Basis for the calculation was „Parts-Count“ method according to MIL-HDBK-217 F Notice 2.
- Environmental factor „Ground Benign“ according to MIL-HDBK-217 has been used.
- Failure rate of mechanical components (screws, chassis, etc) is negligible.

---

<sup>1</sup> With that tolerance it is not mentioned that all plugged devices are running with.

<sup>2</sup> That current figure is only possible when just monitor, mouse and keyboard are plugged in.  
If there are additional peripheral devices connected, the current will be higher.


## 1.4 Mechanical

Dimensions (LxW)	95.9 mm x 90.2 mm (including I/O extension)
Height	max. 14 mm on topside above PCB max. 12 mm on bottom side above PCB
Weight	102 g
Mounting	4 mounting holes




**Note:** It is strongly recommend using plastic spacers instead of metal spacers to mount the board. With metal spacers, there is a possible danger to create a short circuit with the components located around the mounting holes. This can damage the board!

Top




Bottom (vertical mirrored)



## 2 Getting Started


### 2.1 Connector Locations

Top




The connectors' pin 1 is marked **RED**

Bottom



The connectors' pin 1 is marked **RED**

## 2.2 Jumper Locations



## 2.3 LED indicators

The onboard LED indicators provide a very comfortable way to check the board's status. The boot success, power status, IDE accesses, Watchdog and Ethernet accesses are all visible.

The LED indicators are located on top of the board, near the PC/104 connector.

SPD2 Yellow LED lights up if 100Mbit connection of Ethernet 2 is established.

ACT2 Green LED shows the Ethernet 2 Link and Activity status. The LED lights up when the Link is established and it flashes when there is any activity.

SPD1 Yellow LED lights up if 100Mbit connection of Ethernet 1 is established.

ACT1 Green LED shows the Ethernet 1 Link and Activity status. The LED lights up when the Link is established and it flashes when there is any activity.

MAIN Green LED lights up when Main Power is supplied.


PM Power Mode  
Green LED is constantly lit if the boot process is complete and the board is running normally. LED flashes when board is in suspend to RAM mode.

SBY Green LED lights up when Standby Power is supplied.

LIVE Red LED is on at startup while the board executes the BIOS power on self test (POST). After that it is freely usable by application programs. The signal is also located on the SUPERVISORY connector. Chapter 3.19 shows a small sample program how to control it.

IDE Yellow LED flashes when IDE activity is recognized.

WD Red LED lights up when Watchdog was triggered. Can only be reset by a power off.



## 2.4 Hardware Setup

---



**Caution**

Be sure to observe the EMC security measures. Make sure you are always at the same potential as the module.

---



**Caution**

Never connect or disconnect peripherals like HDD-, PCI- and ISA- devices while the board's power supply is connected and switched on!

---

Use the cable set provided by LIPPERT to connect the Cool LiteRunner-LX800 to a VGA monitor. Connect either PS/2 or USB keyboard and mouse, respectively. Use the 44-wire cable to connect the harddisk. Make sure that the pins match their counterparts correctly and are not twisted! If you plan to use additional other peripherals, now is the time to connect them, too.

Set the "Jumper Battery" that it has contact with both pins. Its location can be found on chapter 2.2.

Connect a 5 volt power supply to the power connector and switch the power on.



**Note** *In continuous mode there are not more than 1,2 amps necessary, but at power on there are approximately 7,5 A needed for a short time. That energy should be supplied for this moment.  
The value can increase with additions peripherals.*

---

The display shows the BIOS messages. If you want to change the standard BIOS settings, press the <F1> key to enter the BIOS menu. See chapter 4.3 for setup details.

If you need to load the BIOS default values, they can be automatically loaded at boot time. See chapter 4.3 about how to do this.

The Cool LiteRunner-LX800 boots from CD drive, Compact Flash, USB floppy, USB stick, or harddisk. Provided that any of these is connected and contains a valid operating system image, the display then shows the boot screen of your operating system.

The Cool LiteRunner-LX800 does not need any cooling measures, neither at standard environment temperatures from 0 °C ... +60 °C nor in the extended range of -40 °C ... +85 °C.

### 3 Module Description


#### 3.1 Processor

The AMD Geode LX 800@0.9W processor delivers one of the best performance per watt in the industry, providing x86 power and versatility to embedded products. Its architecture and high level of integration guarantees longer battery life and allows very small designs, while delivering full x86 functionality.

The AMD Geode LX 800 processor consumes a maximum power of 3.9W and 1.8W typical at 500 MHz, enabling systems that only need to be passively cooled.

The x86 compatibility allow designers to focus on developing end products that efficiently meet consumer needs without being concerned with software porting or compatibility issues.

Coupled with the AMD Geode™ CS5536 companion device, the combined chipset, which operates at 1.9W typical at 433MHz and at 2.4W typical at 500MHz, offers a complete set of features that deliver full desktop functionality to embedded and portable devices.



Internal block diagram of the LX 800 processor

Processor functional blocks are

- CPU Core
- GeodeLink™ Control Processor
- GeodeLink Interface Units
- GeodeLink Memory Controller
- Graphics Processor
- Display Controller
- Video Processor
- Video Input Port
- GeodeLink PCI Bridge
- Security Block

For further information, please refer to the data book of the AMD Geode™ LX800

## 3.2 Companion

AMD Geode™ CS5536 companion device

The AMD Geode™ CS5536 companion device is designed to work with an integrated processor North Bridge component such as the AMD Geode™ GX/LX processor. Together, the Geode GX/LX processor and Geode CS5536 companion device provide a system-level solution well suited for the high-performance and low-power needs of a host of embedded devices including digital set-top boxes, mobile computing devices, thin client applications, and single board computers.

The internal architecture uses a single, high-performance modular structure based on GeodeLink™ architecture. This architecture yields high internal speed (over 4 GB/s) data movement and extremely versatile internal power management. The GeodeLink™ architecture is transparent to application software. Communication with the Geode GX/LX processor is over a 33/66 MHz PCI bus.

The Geode CS5536 companion device incorporates many I/O functions, including some found in typical Super-I/O chips, simplifying many system designs. Since the graphics subsystem is entirely contained in the Geode GX/LX processor, system interconnect is simplified. The device contains state-of-the-art power management that enables systems, especially battery powered systems, to significantly reduce power consumption.

Audio is supported by an internal controller, designed to connect to multiple AC97 compatible codecs. An IR (infrared) port supports all popular IR communication protocols. The IR port is shared with one of two industry-standard serial ports that can reach speeds of 115.2 kbps. An LPC (low pin count) port is provided to facilitate connections to a Super-I/O should additional expansion, such as a floppy drive, be necessary, and/or to an LPC ROM for the system BIOS

The hard disk controller is compatible to the ATA-5 specification. The bus mastering IDE controller includes support for two ATA-compliant devices on one channel. The CS5536 companion device provides four Universal Serial Bus (USB) 2.0 compliant ports, supporting low speed, full speed, and high speed connections. All four ports are individually automatically associated with either the Open Host Controller Interface (OHCI) or the Enhanced Host Controller Interface (EHCI) depending on the attached device type. A real-time clock (RTC) keeps track of time and provides calendar functions.

A suite of 82xx devices provides the legacy PC functionality required by most designs, including two PIC's (programmable interrupt controllers), one PIT (programmable interval timer) with three channels, and DMA (direct memory access) functions. The CS5536 companion device contains eight MFGPT's (multi-function general purpose timers) that can be used for a variety of functions. A number of GPIO's (general purpose input/outputs) are provided, and are assigned to system functions on power-up.


State-of-the-art power management features are attained with the division of the device into two internal power domains. The GPIO's and multi-function timers are distributed into each domain allowing them to act as wakeup sources for the device. The device provides full ACPI (Advanced Configuration Power Interface) compliance and supports industry-standard Wakeup and Sleep modes.

### 3.3 Audio Interface

Onboard are 3 channels of a AC97 codec available. The two inputs Microphone and Line-In as well as the output Line-Out can be found at the audio connector.

Connector type: IDC10 pin header 2.54 mm  
Matching connector: IDC10 pin female connector 2.54 mm

Pin	Signal	Pin	Signal
1	USB1+	2	USB1-
3	VCC_USB1	4	USB-GND
5	LINEIN-L	6	LINEIN-R
7	LINEOUT-L	8	LINEOUT-R
9	MICROPHON	10	GND-AUDIO



### 3.4 Graphics-Controller

The graphics controller is integrated in the Geode LX processor and does high performance 2D-graphics handling. CRT monitors can be used as well as TFT- and LVDS displays. Therefore, two different connectors are on the board. It is possible to switch between CRT and TFT via BIOS or driver settings. It is possible to use a CRT and a TFT/LVDS display simultaneously (depends on drivers setting).

The Cool LiteRunner-LX800 supports 3,3V and 5V TFT displays up to 18bit and LVDS displays with 18/24bit interfaces and unconventional signal configuration.

The display type and resolution can be selected in BIOS setup: **Graphics Configuration**

SVGA Configuration


Resolution	Color Depth (bpp)	Refresh Rate (Hz)	Dot Clock (MHz)	Min. GLIU Frequency (MHz)
640 x 480	8, 16, or 24/32	60	25.175	75
	8, 16, or 24/32	70	28.560	75
	8, 16, or 24/32	72	31.500	75
	8, 16, or 24/32	75	31.500	75
	8, 16, or 24/32	85	36.000	75
	8, 16, or 24/32	90	37.889	400
	8, 16, or 24/32	100	43.163	400
800 x 600	8, 16, or 24/32	60	40.000	75
	8, 16, or 24/32	70	45.720	75
	8, 16, or 24/32	72	49.500	75
	8, 16, or 24/32	75	49.500	75
	8, 16, or 24/32	85	56.250	75
	8, 16, or 24/32	90	60.065	400
	8, 16, or 24/32	100	68.179	400

Resolution	Color Depth (bpp)	Refresh Rate (Hz)	Dot Clock (MHz)	Min. GLIU Frequency (MHz)
1024 x 768	8, 16, or 24/32	60	65.000	75
	8, 16, or 24/32	70	75.000	100
	8, 16, or 24/32	72	78.750	100
	8, 16, or 24/32	75	78.750	100
	8, 16, or 24/32	85	94.500	100
	8, 16, or 24/32	90	100.187	400
	8, 16, or 24/32	100	113.310	400
1152x864	8, 16, or 24/32	60	81.600	100
	8, 16, or 24/32	70	97.520	100
	8, 16, or 24/32	72	101.420	200
	8, 16, or 24/32	75	108.000	200
	8, 16, or 24/32	85	119.650	200
	8, 16, or 24/32	90	129.600	400
	8, 16, or 24/32	100	144.000	400
1280 x 1024	8, 16, or 24/32	60	108.000	200
	8, 16, or 24/32	70	129.600	200
	8, 16, or 24/32	72	133.500	200
	8, 16, or 24/32	75	135.000	200
	8, 16, or 24/32	85	157.500	200
	8, 16, or 24/32	90	172.800	400
	8, 16, or 24/32	100	192.000	400
1600 x 1200	8, 16, or 24/32	60	162.000	200
	8, 16, or 24/32	70	189.000	200
	8, 16, or 24/32	72	198.000	233
	8, 16, or 24/32	75	202.500	233
	8, 16, or 24/32	85	229.500	266
	8, 16, or 24/32	90	251.182	400
	8, 16, or 24/32	100	280.640	400
1920x1440	8, 16, or 24/32	60	234.000	266
	8, 16, or 24/32	70	278.400	400
	8, 16, or 24/32	72	288.000	400
	8, 16, or 24/32	75	297.000	400
	8, 16, or 24/32	85	341.349	400

VGA Connector

Connector type: IDC10 pin header 2.54 mm  
Matching connector: IDC10 pin female connector 2.54 mm

Pin	Signal	Pin	Signal
1	Red	2	GND
3	Green	4	GND
5	Blue	6	GND
7	HSYNC	8	GND
9	VSYNC	10	GND



X22

Flat Panel and LVDS Configuration

Flat panel and LVDS have the same display options as shown in the table:


Setting	Possible Values
Flat Panel Type	Auto, TFT, LVDS
Resolution	320x240, 640x480, 800x600, 1024x768, 1152x864, 1280x1024, 1600x1200
Data Bus Type	18/24 Bits, 2ppc
Refresh Rate	60 70, 72, 75, 85, 90, 100 Hz
HSYNC Polarity	High, Low
VSYNC Polarity	High, Low
LP Active Period	Active Only    à only active during SYNC Free Running    à always active
SHFCLK Active Period	Active Only    à only active during SYNC Free Running    à always active

To ease usage of these displays it's possible to select the display and backlight supply voltages with the onboard voltage selector jumpers. (Jumper LVDS and Backlight, see below)

Flat Panel Connector 18 Bit

Connector type: IDC30 pin header 2.0 mm  
Matching connector: IDC30 pin female connector 2.0 mm

Pin	Signal	Pin	Signal
1	GND	2	DOTCLK
3	HSYNC	4	VSYNC
5	GND	6	R0
7	R1	8	R2
9	R3	10	R4
11	R5	12	GND
13	G0	14	G1
15	G2	16	G3
17	G4	18	G5
19	GND	20	B0
21	B1	22	B2
23	B3	24	B4
25	B5	26	GND
27	EN	28	VLCD-SW
29	VLCD-SW <sup>3</sup>	30	GND



## LVDS Connector


Connector type:

Hirose DF14 20-pin header, single row

Matching connector:

Hirose DF14-20S-1.25C, part number 538-0059-7 00

Pin	Signal	Pin	Signal
2	VLCD-SW	1	VLCD-SW <sup>3</sup>
4	GND	3	GND
6	TX3+	5	TX3-
8	TXCLK-	7	GND
10	GND	9	TXCLK+
12	TX2+	11	TX2-
14	TX1-	13	GND
16	GND	15	TX1+
18	TX0+	17	TX0-
20	DDC DATA	19	DDC CLK



## LVDS Color Mapping


Diff.pairs	Previous cycle	Next cycle
Clock		
TX3		
TX2		
TX1		
TX0		

<sup>3</sup> 1.0 A is the maximum current for each pin, Voltage can be changed by jumper shown on the next page

## Backlight Connector

Connector type: Hirose DF13 8 pin, single row  
Matching connector: Hirose DF13-8S-1.25C, part number 536-0007-0 00

Pin	Signal
1	+12 Volt <sup>4</sup>
2	+12 Volt
3	+5 Volt
4	+5 Volt
5	ENABLE
6	VCC <sup>5</sup>
7	GND
8	GND



X7

## Display Voltage Jumpers

Jumper LVDS/TFT and Backlight


Connector type: IDC6 pin header 2.0 mm  
Matching part: 2.00 mm jumper

Use a 2 mm jumper between 1-3 or 3-5 to select the backlight voltage.

Use a 2 mm jumper between 2-4 or 4-6 to select the display voltage.

Pin	Signal	Pin	Signal
1	+12 volt	2	+5 volt
3	Backlight voltage	4	Display voltage
5	+ 5 volt	6	+3.3 volt

■ default jumper setting



X5

Backlight		
Jumper	1-3	3-5
Power supply	+12V	+5V
LVDS/TFT		
Jumper	2-4	4-6
Power supply	+5V	+3.3V



**Note** An arrow marks Pin 1

<sup>4</sup> 0.5 A is the maximum current for each pin

<sup>5</sup> That voltage can be selected over Jumper Backlight


### 3.5 Compact Flash Socket

On the bottom side of the board a compact flash socket is located that allows the use of compact flash cards instead of a hard disk. This socket is connected to the chipset's EIDE port. As default it is defined as Master. Master/Slave selection can be done in BIOS.

Compact flash cards are available as solid-state disks up to several Gbytes.

With the supported UDMA-4 mode and the latest CF cards there are data rates up to 40 MByte/s and more possible.

Compact Flash type 1 and type 2 cards are supported.



X20

### 3.6 Ethernet Controller

On the board there are two Intel 82551IT Fast Ethernet Controllers mounted.

The 82551IT is an evolutionary addition to Intel's family of 8255x controllers. It provides excellent performance by offloading TCP, UDP and IP checksums and supports TCP segmentation off-load for operations such as Large Send. The 82551IT provides an extended operating temperature in addition to all of the same capabilities and features as the 82551ER to address applications requiring a wider operating temperature range.

Its optimized 32-bit interface and efficient scatter-gather bus mastering capabilities enable the 82551IT to perform high speed data transfers over the PCI bus. This capability accelerates the processing of high level commands and operations, which lowers CPU utilization. Its architecture enables data to flow efficiently from the bus interface unit to the 3 KB Transmit and Receive FIFO's, providing the perfect balance between the wire and system bus. In addition, multiple priority queues are provided to prevent data underruns and overruns.


The 82551IT includes both a MAC and PHY. In also has a simple interface to the analog front end, which allows cost effective designs requiring minimal board real estate. The 82551IT is pin compatible with the 82559 family of controllers and is offered with software that provides backwards compatibility with previous 8255xER controllers.

#### Ethernet Interface

The Ethernet 1 connector is shared with USB0.

Connector type: IDC10 pin header 2.54 mm  
Matching connector: IDC10 pin female connector 2.54 mm

Pin	Signal	Pin	Signal
1	ETH1-TX+	2	ETH1-TX-
3	ETH1-RX+	4	PE
5	PE	6	ETH1-RX-
7	USB0+	8	USB0-
9	VCC_USB0	10	USB-GND




X8

The Ethernet 2 connector uses a single connector

Connector type: IDC10 pin header 2.54 mm  
Matching connector: IDC10 pin female connector 2.54 mm

Pin	Signal	Pin	Signal
1	ETH2-TX+	2	ETH2-TX-
3	ETH2-RX+	4	PE
5	PE	6	ETH2-RX-
7	PE	8	PE
9	n.c.	10	n.c.



X10

### 3.7 On Board Power Supply

The on board power controllers generate all necessary voltages from the single supply voltage of 5 Volt. The generated 3.3 Volt is available at Backlight- and LVDS- connector.



**Note** *This 3.3 V cannot be used to supply external electronic devices with high power consumption like other PC/104 boards or displays.*

#### Power Connector

Connector type:

JST B15B-EH-A 15 pin

Matching connector

JST EHR-15 15 pin female connector

Pin	Signal (standard)	Signal (5V only)
1	+5V	+5V
2	GND	GND
3	+5V	+5V
4	GND	GND
5	+5V	+5V
6	n.c.	n.c.
7	GND	GND
8	GND	GND
9	n.c.	n.c.
10	n.c.	n.c.
11	GND	GND
12	+12V	n.c.
13	+12V	n.c.
14	GND	GND
15	-12V	n.c.



X23



**Note** *The default cable adapter supports the connection of  $\pm 12V$  power supply. That pins are routed to the PC/104 bus as well as the backlight port. If the 5 V only power supply is required leave these pins open. The board can be supplied over the 5 V pins of the PC/104 bus too.*

### 3.8 EIDE Port

An EIDE (Enhanced Integrated Drive Electronics) port is provided by the chipset to connect one drive. The connected device must be set as slave.

To enhance the performance, this port has a 100 MB/s IDE controller in UDMA mode.


The EIDE port is available on a standard 44-pin header (2 mm) for 2.5" hard disks.

An adapter cable is available to connect standard EIDE devices with a 40 pin IDC header.

#### EIDE Connector

Connector type: IDC44 pin header 2.0 mm  
Matching connector: IDC44 pin female connector 2.0 mm

Pin	Signal	Pin	Signal
1	Reset#	2	GND
3	Data7	4	Data8
5	Data6	6	Data9
7	Data5	8	Data10
9	Data4	10	Data11
11	Data3	12	Data12
13	Data2	14	Data13
15	Data1	16	Data14
17	Data0	18	Data15
19	GND	20	NC
21	DRQ0	22	GND
23	Write	24	GND
25	Read	26	GND
27	Ready	28	CSEL
29	DACK0	30	GND
31	IRQ	32	IOCS16-
33	Address1	34	PD66
35	Address0	36	Address2
37	CS1	38	CS3
39	NC	40	GND
41	+5 Volt P <sup>6</sup>	42	+5 Volt <sup>6</sup>
43	GND	44	GND



<sup>6</sup> 0,8 A is the maximum current for each pin


### 3.9 PS/2 Interface

PS/2-connectors for mouse and keyboard are shared with several system signals. An adapter cable for the PS/2 devices is available.

#### Keyboard and Mouse Connector

Connector type: IDC10 pin header 2.54 mm  
Matching connector: IDC10 pin female connector 2.54 mm

Pin	Signal	Pin	Signal
1	Speaker	2	Mouse Clock
3	Reset In	4	Mouse Data
5	KB Data	6	KB Clock
7	GND	8	+5 Volt Switched <sup>7</sup>
9	Ext. Battery	10	Power Button



### 3.10 USB 2.0 Ports

Four standard USB 2.0 host ports are provided at the Cool LiteRunner-LX800. The first is located on the IDC10 header "Ethernet" and the second on the IDC10 header "Audio"

The other two ports are located on the separate DF13 8 pin header "USB".

An adapter cable for all ports is available to use standard USB devices

It is possible to use an USB keyboard under MSDOS without special driver software.




**Note** Not all USB keyboard models are supported.

<sup>7</sup> 0.5 A is the maximum current for each pin; power supply will be switched off in standby mode

### USB 2.0 Connector 0

Connector type: IDC10 pin header 2.54 mm  
Matching connector: IDC10 pin female connector 2.54 mm

Pin	Signal	Pin	Signal
1	ETH1-TX+	2	ETH1-TX-
3	ETH1-RX+	4	PE
5	PE	6	ETH1-RX-
7	USB0+	8	USB0-
9	VCC_USB0 <sup>8</sup>	10	USB-GND




X8

### USB 2.0 Connector 1

Connector type: IDC10 pin header 2.54 mm  
Matching connector: IDC10 pin female connector 2.54 mm

Pin	Signal	Pin	Signal
1	USB1+	2	USB1-
3	VCC_USB1	4	USB-GND
5	LINEIN-L	6	LINEIN-R
7	LINEOUT-L	8	LINEOUT-R
9	MICROPHON	10	GND-AUDIO




X9

### USB 2.0 Connector 2/3

Connector type: Hirose DF13 8 pin, single row  
Matching connector: Hirose DF13-8S-1.25C, part number 536-0007-0 00

Pin	Signal
1	VCC_USB2
2	USB2-
3	USB2+
4	USB-GND
5	USB-GND
6	USB3-
7	USB3+
8	VCC_USB3



X19

<sup>8</sup> 0.5 A is the maximum current for that pin; power supply will be switched off in standby mode

### 3.11 Serial Ports

The maximum supported baud rates with COM1/COM2:

<u>RS485 mode</u>	1,5 Mbit/s <sup>9</sup>
<u>RS232 mode</u>	115 kbit/s

The serial ports are located on two IDC10 headers "COM1" and "COM2". Adapter cables with standard DSUB-9 male connectors are available. The ports either work in RS232 or RS485 mode, selectable in BIOS. When entering **Serial and Parallel Device Configurations, COM Port 1 Mode** and **COM Port 2 Mode** can be selected. Termination resistors for RS485 Mode can be set with Jumpers on pin headers as described in this chapter. To enable transmitters of COM1 and COM2 in RS485 Mode set RTS signal to '1'.

The third serial port is located at the supervisory connector see chapter 3.19.

The maximum supported baud rate with COM3:

<u>RS485 mode</u>	1,5 Mbit/s
-------------------	------------

COM Port 3 is a RS485-only interface and can be used in 2-wire and in 4-wire systems. In 2-wire systems only Half Duplex is possible, whereas in 4-wire systems both, Half- and Full-Duplex, mode can be used. In 2-wire systems or 4-wire systems with more than 1 transmitter the transmitter must be disabled in receive mode, and enabled in transmit mode. See chapter "Serial Port COM3" for an example.

The serial ports are programmable in BIOS setup. When entering **Serial and Parallel Device Configurations**, configuration of the serial ports is accessible.

The following settings are possible for COM1 and COM2:

- Disabled
- 3F8 / IRQ4 (base address / interrupt channel)
- 2F8 / IRQ3 (base address / interrupt channel)
- 3E8 / IRQ4 (base address / interrupt channel)
- 2E8 / IRQ3 (base address / interrupt channel)

The following for COM3:

<b>base address</b>	<b>interrupt channel</b>
Disabled, 3F8, 2F8, 3E8, 2E8	IRQ5, IRQ6, IRQ7, IRQ9, IRQ10


---

<sup>9</sup> That baud rate requires changing registers manually, it is not supported by the default driver

COM1/2

Connector type: IDC10 pin header 2.54 mm  
Matching connector: IDC10 pin female connector 2.54 mm

Pin	RS232	RS485	Pin	RS232	RS485
1	DCD	<i>Not used</i>	2	DSR	RXD+
3	RXD	RXD-	4	RTS	TXD+
5	TXD	TXD-	6	CTS	<i>Not used</i>
7	DTR	<i>Not used</i>	8	<i>Not used</i>	<i>Not used</i>
9	GND	GND	10	+5 Volt *	+5 Volt



X13, 14


RS485-Termination Jumpers

Connector type IDC12 pin header 2.00 mm  
Matching part: 2.0 mm jumper

Use 2 mm jumpers to terminate lines correctly.


There are two jumpers COM1 and COM2, respectively.

The RS485 termination jumpers are located at the bottom of the printed circuit board, see chapter 2.2



X15

Pin	Signal	Pin	Signal
1	TX+_COM1	2	TX-_COM1
3	RX+_COM1	4	RX-_COM1
5	TX+_COM2	6	TX-_COM2
7	RX+_COM2	8	RX-_COM2
9	TX+_COM3	10	TX-_COM3
11	RX+_COM3	12	RX-_COM3



When the jumper is set, the differential pairs are terminated with 120Ω between them. (e.g. RX+ and RX-, on the right picture)

Additionally, positive/negative receive lines are pulled up/down with 10kΩ to 5V/GND in order to protect the transceivers of the Cool LiteRunner-LX800 from over voltages.

It is recommended to protect the ports of the external device in the same way!



**Caution:** Termination Resistors **should not** be used in RS232 Mode! Otherwise, the serial ports will not work.

\* 0.5 A is the maximum current for that pin

### 3.12 IrDA Interface

The IrDA interface signals IRRX and IRTX are located on the SUPERVISORY connector, see chapter 3.19. The IrDA interface shares its UART with COM3, the normal serial port 3 cannot be used at the same time as the IrDA interface.

To use the IrDA interface an external transmitter must be connected to the IrDA signals and the in BIOS IrDA mode has to be selected.

### 3.13 Parallel Port LPT

The parallel port is located on an IDC26 header. An adapter cable with a standard DSUB-25 female connector is available.

The parallel port is programmable in BIOS.


Entering **Serial and Parallel Device Configurations**, configuration of LPT is accessible.

LPT Parameter	Possible Settings
Base Address	Disabled, 0x378 0x3BC and 0x278 are not recommended, because of a possible conflict with the PCI to ISA Bridge
Mode	Compatible, PS/2 Bi-directional, EPP 1.7, EPP 1.9
IRQ	Disabled, IRQ 5, IRQ 7, IRQ 9, IRQ 10, IRQ 11
DMA	None, Channel 1, Channel 3

#### LPT Connector

Connector type: IDC26pin header 2.54 mm  
Matching connector: IDC26 pin female connector 2.54 mm

Pin	Signal	Pin	Signal
1	Strobe	2	Auto LF
3	Data0	4	Error
5	Data1	6	Init
7	Data2	8	Select In
9	Data3	10	GND
11	Data4	12	GND
13	Data5	14	GND
15	Data6	16	GND
17	Data7	18	GND
19	ACK	20	GND
21	Busy	22	GND
23	Paper End	24	GND
25	Select	26	+5 Volt <sup>11</sup>




<sup>11</sup> 0.5 A is the maximum current for that pin

### 3.14 Speaker

The speaker signal is located on the IDC10 Header PS/2. A standard PC Speaker can be connected between the signal Speaker and +5 Volt supply.

Connector type: IDC10 pin header 2.54 mm  
Matching connector: IDC10 pin female connector 2.54 mm

Pin	Signal	Pin	Signal
1	Speaker	2	Mouse Clock
3	Reset-In	4	Mouse Data
5	KB Data	6	KB Clock
7	GND	8	+5 Volt Switched <sup>12</sup>
9	Ext. Battery	10	Power Button (default) Reset-In




### 3.15 External Power-Button

The Power-Button signal is located on the IDC10 Header PS/2. To power up/down the board the signal Power-Button must be pulled to GND.

Connector type: IDC10 pin header 2.54 mm  
Matching connector: IDC10 pin female connector 2.54 mm

Pin	Signal	Pin	Signal
1	Speaker	2	Mouse Clock
3	Reset-In	4	Mouse Data
5	KB Data	6	KB Clock
7	GND	8	+5 Volt Switched
9	Ext. Battery	10	Power Button




<sup>12</sup> 0.5 A is the maximum current for each pin; power supply will be switched off in standby mode

### 3.16 Reset-In Signal

The "Reset-In" signal is located on the IDC10 Header PS/2. To reset the board, the signal "Reset-In" must be pulled to GND.

Connector type: IDC10 pin header 2.54 mm  
Matching connector: IDC10 pin female connector 2.54 mm

Pin	Signal	Pin	Signal
1	Speaker	2	Mouse Clock
3	Reset-In	4	Mouse Data
5	KB Data	6	KB Clock
7	GND	8	+5 Volt Switched
9	Ext. Battery	10	Power Button



X17

### 3.17 Internal Battery

On the board a soldered battery type CR1225 is used to keep RTC time and date running if the board is not powered. The battery can be connected or disconnected to the RTC with the battery jumper set to ON or OFF. As default on delivery the jumper is set to OFF. It is recommended to set this jumper if the board is used in the application and to remove the jumper if the board is stored for a longer period. This will prevent the battery from discharge.

### 3.18 External Battery

A connected battery should replace or support the mounted one to keep date and time active during the board is mechanical off.

It is recommended to use a model with 3 Volt, but it will also work with power suppliers up till 3,6 Volt.


The time and date will be lost if the power supplier falls down to 2,4 Volt.

For live time calculation there are 3 µA (25°C) needed when the board is not running.

That value can rise up with higher temperatures.

Connector type: IDC10 pin header 2.54 mm  
Matching connector: IDC10 pin female connector 2.54 mm

Pin	Signal	Pin	Signal
1	Speaker	2	Mouse Clock
3	Reset-In	4	Mouse Data
5	KB Data	6	KB Clock
7	GND	8	+5 Volt Switched
9	Ext. Battery	10	Power Button




X17

### 3.19 Supervisory

The Cool LiteRunner-LX800 provides a 25-pin Supervisory Connector on its bottom side. The table below shows the assignment of the different signals.

Connector type: Hirose DF14 25 pin header 1.25 mm, single row  
Matching connector: Hirose DF14-25S-1.25C, part number 538-0064-7 00

Pin	Signal	Pin	Signal
1	5V <sup>13</sup>	2	3,3V <sup>14</sup>
3	GPIO30 <sup>15</sup>	4	GPIO31
5	GPIO32	6	GPIO33
7	GPIO34	8	GPIO35
9	GPIO36	10	GPIO37
11	Power Mode -LED <sup>16</sup>	12	Live-LED
13	PME# <sup>17</sup>	14	ETH1 100MBit-LED
15	ETH1 LINK/ACT	16	IDE_LED#
17	IC_CLK	18	IC_DATA
19	Infrared-Send	20	Infrared-Receive
21	RS485 TX+	22	RS485 TX-
23	RS485 RX+	24	RS485 RX-
25	GND		



X18

<sup>13</sup> 0.5 A is the maximum current for each pin

<sup>14</sup> 0.5 A is the maximum current for each pin; power supply will be switched off in standby mode

<sup>15</sup> See chapter "GPIOs on SUPERVISORY"


<sup>16</sup> Connect cathode of LED to this pin. An external resistor is required.

<sup>17</sup> Power Management Signal

### 3.20 Mini-PCI BUS Interface

The Mini-PCI specification defines a small form factor daughter card for the 32bit PCI bus that can be used on CPU-boards in which standard PCI cards cannot be used due to mechanical constraints. A CPU board with such a card can easily be enhanced with new functionality. The onboard Type IIIA Mini-PCI Slot can be used to extend the system easily with peripheral functionality, like WLAN modules, Fire Wire-, Serial- and USB 2.0-ports.

Several Mini-PCI extension boards are available on request.



Mini-PCI Connector (X20)

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
1	n.c.	2	n.c.	69	GND	70	3.3V
...	n.c.	16	n.c.	71	PCI_PERR#	72	PCI_DEVSEL#
17	PCI_INTA#	18	5V	73	PCI_C/BE1#	74	GND
19	3.3V	20	PCI_INTB#	75	PCI_AD14	76	PCI_AD15
21	n.c.	22	n.c.	77	GND	78	PCI_AD13
23	GND	24	3.3V SBY	79	PCI_AD12	80	PCI_AD11
25	CLK_33_MPCI_R	26	PCI_RST#	81	PCI_AD10	82	GND
27	GND	28	3.3V	83	GND	84	PCI_AD09
29	REQ1_MPCI#	30	GNT1_MPCI#	85	PCI_AD08	86	PCI_C/BE0#
31	3.3V	32	GND	87	PCI_AD07	88	3.3V
33	PCI_AD31	34	PME#	89	3.3V	90	PCI_AD06
35	PCI_AD29	36	n.c.	91	PCI_AD05	92	PCI_AD04
37	GND	38	PCI_AD30	93	n.c.	94	PCI_AD02
39	PCI_AD27	40	3.3V	95	PCI_AD03	96	PCI_AD00
41	PCI_AD25	42	PCI_AD28	97	5V	98	n.c.
43	n.c.	44	PCI_AD26	99	PCI_AD01	100	n.c.
45	PCI_C/BE3#	46	PCI_AD24	101	GND	102	GND
47	PCI_AD23	48	PCI_AD23	103	n.c.	104	GND
49	GND	50	GND	105	n.c.	106	n.c.
51	PCI_AD21	52	PCI_AD22	107	n.c.	108	n.c.
53	PCI_AD19	54	PCI_AD20	109	n.c.	110	n.c.
55	GND	56	PCI_PAR	111	n.c.	112	n.c.
57	PCI_AD17	58	PCI_AD18	113	GND	114	GND
59	PCI_C/BE2#	60	PCI_AD16	115	n.c.	116	n.c.
61	PCI_IRDY#	62	GND	117	GND	118	GND
63	3.3V	64	PCI_FRAME#	119	GND	120	GND
65	n.c.	66	PCI_TRDY#	121	n.c.	122	n.c.
67	PCI_SERR#	68	PCI_STOP#	123	5V	124	n.c.



**Note:** All VI/O pins are connected to +3.3V.  
The maximum current is limited to 2.0 amp for each voltage.

### 3.21 PC/104 Bus Interface

The PC/104 bus is a modification of the industry standard (ISA) PC bus specified in IEEE P996. The PC/104 bus has different mechanics than P966 to allow the stacking of modules. The main features are:

- Supports programmable extra wait state for ISA cycles
- Supports I/O recovery time for back-to-back I/O cycles

The following table shows the pin assignment of the PC/104 connector.




**Note:** -5 V on the PC/104 connector is not supported on this board.  
± 12 Volt is can be supplied by power connector

#### PC/104 Bus Connector

Pin	D	C
0	GND	GND
1	MEMCS16	SBHE
2	IOCS16	LA23
3	IRQ10	LA22
4	IRQ11	LA21
5	IRQ12	LA20
6	IRQ15	LA19
7	IRQ14	LA18
8	DACK0	LA17
9	DRQ0	MEMR
10	DACK5	MEMW
11	DRQ5	SD8
12	DACK6	SD9
13	DRQ6	SD10
14	DACK7	SD11
15	DRQ7	SD12
16	+5 Volt	SD13
17	MASTER	SD14
18	GND	SD15
19	GND	KEY (n.c.)

Pin	A	B
1	IOCHCK	GND
2	D7	RSTDRV
3	D6	+5 Volt
4	D5	IRQ9
5	D4	n.c.
6	D3	DRQ2
7	D2	-12 Volt
8	D1	ENDXFER
9	D0	+12 Volt
10	IOCHRDY	KEY (n.c.)
11	AEN	SMEMW
12	A19	SMEMR
13	A18	IOW
14	A17	IOR
15	A16	DACK3
16	A15	DRQ3
17	A14	DACK1
18	A13	DRQ1
19	A12	REFRESH
20	A11	SYSCLK
21	A10	IRQ7
22	A9	IRQ6
23	A8	IRQ5
24	A7	IRQ4
25	A6	IRQ3
26	A5	DACK2
27	A4	TC
28	A3	BALE
29	A2	+5 Volt
30	A1	OSC
31	A0	GND
32	GND	GND



### 3.22 BIOS Recovery

Onboard there is a soldered SPI bios connected to an interface of the Super I/O IT8712.


Next to the PC104 header is a connector to plug in a recovery bios on the LPC bus.  
If the system should boot from a connected FWH, the pin 6 "BIOS\_DISABLE#" have to push to ground.

The mounted SPI BIOS will be disabled for booting activities and can be reprogrammed with a tool running in DOS.

To program the SPI flash the FWH can be disconnected after the operation system is loaded successfully.

Connector type: Hirose DF13 10 pin header 1.25 mm  
Matching connector: Hirose DF13-10S-1.25C, part number 536-0009-6 00

Pin	Signal
1	+3V3 <sup>18</sup>
2	LAD0
3	LAD1
4	LAD2
5	LAD4
6	BIOS_DISABLE# <sup>19</sup>
7	LFRAME#
8	PCI_RST#
9	CLK_33_FWH_R
10	GND



<sup>18</sup> 0.3 A is the maximum current for that pin

<sup>19</sup> That signal should push to ground that the board will use a plugged BIOS

## 4 Using the Module

### 4.1 Watchdog

The watchdog event is triggered by internal circuit of the ITE8712 Super I/O. It is possible to program the trigger duration, see chapter "Watchdog" for an example.

### 4.2 LEMT functions

The onboard Microcontroller implements power sequencing and LEMT (LiPPERT Enhanced Management Technology) functionality. The microcontroller communicates via the System Management Bus with the CPU/Chipset. The following functions are implemented:

- Total operating hours counter  
Counts the number of hours the module has been run in minutes.
- On-time minutes counter  
Counts the seconds since last system start.
- Power cycles counter
- System Restart Cause  
Power loss / Watchdog / External Reset.
- Flash area  
1kB Flash area for customer data
- Protected Flash area  
128 Bytes for Keys, ID's, etc. can stored in a write- and clear-protect able area.
- Board Identify  
Vendor / Board / Serial number

LEMT Tools are available for Windows and Linux, LEMT functionality can also be used in applications. Please ask our support for the LEMT software manual and technical manual regarding more details on functionality and how to use it.

## 4.3 BIOS

The Cool LiteRunner-LX800 is delivered with a Insyde Technology XpressROM BIOS. The default setting guarantees a "ready to run" system, even without a BIOS setup backup battery.

The BIOS is located in flash memory and can be easily updated on board with software under DOS.

All setup changes of the BIOS are stored in the CMOS RAM. A copy of the CMOS RAM, excluding date and time, is stored in the flash memory. This means that even if the backup battery runs out of power, the BIOS settings are not lost. Only date and time will be reset to their default value.

The soldered battery will keep that information over 18 month without any activation of the board. That depends on the use of the board. When power is up, the battery does not lose capacity.

### Battery Jumper (default : OFF)

With the Jumper "Battery", see chapter 2.2, the battery can be disconnected from the system. Because of the flash storage in the BIOS the settings will keep their information after. Except the Real Time Clock will not be up to date.

If the board should be stored for longer times, this is the best solution to save the capacity. The battery loses 1% of its capacity over self-discharge per year without the jumper.

### Configuring the XpressROM BIOS

Pressing <F1> on power up starts the BIOS setup utility.

```
Insyde Technology XpressROM Setup
Version: LiteRunner-LX LRLX0010.BIN      (c)LiPPERT Built: 05/11/2009 15:08:49
----- Main Menu -----
A. Time 13:15:22
B. Date 11/02/2009

C. System Clock/PLL
W. Power Management
M. Miscellaneous
I. ISA I/O and Memory
D. Boot Order

D. IDE and Floppy Drives
R. Serial and Parallel Ports
V. Video and Flat Panel
P. PCI Bus
T. Thermal and Watchdog

L. Load Defaults

S. Save Values Without Exit
Q. Exit Without Save
X. Save Values and Exit

Set the current time in the RTC
```

On the screen there are three separated parts:

#### TOP

The part shows information over the current BIOS version. In brackets the name of the associate bin-file can be found. On the right side is the date when the file was built.

#### MIDDLE

Here are the different menus listed.

## BOTTOM

A short information about the content of the selected menu is shown.

### Field Selection

To move between fields in Setup, use the keys listed below:

Key	Function
à, ß, â, á	Move between fields
+, -	Selects next/previous values in fields
Enter	Go to the submenu for the field
Esc	To previous field then to exit menu

In order to save your settings, select ***Save values and Exit*** and confirm with Y.  
Should you want to discard everything, select ***Exit Without Save***.

When troubleshooting a system, it is highly recommend to first restore the BIOS's factory settings before any debugging is done. This is achieved with ***Load Defaults*** in the main setup menu.

The *Drive Configuration* menu allows to configure connected EIDE devices. An IDE device can be disabled that its power stays off after restart.

With the help of 80-Conductor Cable Sense the access system memory mode of an device is set. For running a device in UDMA-4 mode a 80 pin cable is required. The GPIO 05 option should detect that automatically. If it does not, there is the option to select it manually too.

```

                          Insyde Technology XpressROM Setup
Version: LiteRunner-LX LRLX0010.BIN      (c)LiPPERT Built: 05/11/2009 15:08:49
----- Drive Configuration -----

Hard Drive Configuration
Primary ATA Controller: Enabled
On-board CF Slot Mode: Master
IDE BIOS Support: Enabled
  Map Slave HDD First: Disabled
  80-Conductor Cable Sense: GPIO 05
  DMA/UDMA BIOS Support: Enabled
  Force Mode for Drive 1: Auto
  Force Mode for Drive 2: Auto

Floppy BIOS Support: Disabled
  Force USB Floppy to Drive A: Enabled

CD-ROM Boot BIOS Support: Enabled

Enable/Disable ATA PCI header & legacy ATA descriptors
  
```

Hard Drive Setting	Options
80-Conductor Cable Sense	GPIO 05, NONE, Force 40, Force 80
Drive Modes	Auto, PIO0, PIO1, PIO2, PIO3, PIO4, MDMA0, MDMA1, MDMA2, UDMA0, UDMA1, UDMA2, UDMA3, UDMA4

The *Serial and Parallel Device Configurations* menu allows to configure COM1, COM2, COM3 and LPT. COM-Ports 1 and 2 can be switched between RS232 and RS485. It is possible to change the resource and interrupts of all ports.

```

Insyde Technology XpressROM Setup
Version: LiteRunner-LX LRLX0010.BIN      (c)LiPPERT Built: 05/11/2009 15:08:49
Serial and Parallel Port Configuration

Serial Port 1: 0x3F8, IRQ 4
Mode: RS232

Serial Port 2: 0x2F8, IRQ 3
Mode: RS232

Serial Port 3: 0x3E8
Mode: RS485 - 16550 compatible
IRQ: IRQ 6

Parallel Port: 0x378
Mode: Standard (SPP)
IRQ: IRQ 7
DMA: Channel 1

Configure the 1st LPC UART

```

Hard Drive Setting	Options
Serial Port 1/2	Disabled, 0x3f8 IRQ 4, 0x2f8 IRQ 3, 0x3e8 IRQ4, 0x2e8 IRQ3
Serial Port 3	Disabled, 0x3f8, 0x2f8, 0x3e8 0x2e8 IRQ 5,6,7,9,10,11,15 SIR/CIR, RS485 16550 compatible, RS485 extended
Serial Mode	RS232, RS485
Parallel Port	Disabled, 0x378, 0x278, 0x3BC
Parallel Mode	Compatible, PS/2 Bi-directional, EPP 1.7, EPP 1.9, ECP
Parallel IRQ	Disabled, IRQ5, IRQ7, IRQ9, IRQ10, IRQ11
Parallel DMA	Channel 1, Channel 3, none

The *Graphics Configuration* menu allows to set up different displays and their several functions. Possible options are mentioned in chapter 3.4.

```
Insyde Technology XpressROM Setup
Version: LiteRunner-LX LRLX0010.BIN      (c)LiPPERT Built: 05/11/2009 15:08:49
----- Graphics Configuration -----

Internal Adaptor Mode: Disabled
Graphics Memory: 24                      Driver Controls Init: Disabled
Output Display: CRT                       DOTPLL Bypass: Disabled

Flat Panel Configuration
Type: LVDS                                HSYNC Polarity: Active low
Resolution: 800x600                       VSYNC Polarity: Active low
Data Bus Type: 3-24 bits, 1 PPC           LP Active Period: Free running
Refresh Rate: 60 Hz                      SHFCLK Active Period: Free running

Mode for internal controller when an external video device is present.
```

The *PCI Configuration* menu contents options about PCI interrupts and USB.

There the PCI-ports can be referred to an interrupt.

In the USB Settings the different controllers can be selected.

The port 4 can be changed to client mode.

The audio controller can be disabled if not needed.

```
Insyde Technology XpressROM Setup
Version: LiteRunner-LX LRLX0010.BIN      (c)LiPPERT Built: 05/11/2009 15:08:49
----- PCI Configuration -----

PCI Interrupt Steering
PCI INTA#: IRQ 10
PCI INTB#: IRQ 11
PCI INTC#: IRQ 5
PCI INTD#: IRQ 15

USB Settings
OHCI (USB 1.1):      Enabled
EHCI (USB 2.0):     Enabled
UDC (Device):       Disabled
UOC (Device):       Disabled
Overcurrent Reporting: Disabled
Port 4 Assignment:  Host

Audio Controller:   Enabled

Additional PCI Headers
GPIO, MFGPT, SMB:  Disabled

Enable/Disable INTA# to IRQ steering
```

*System Clock/PLL Configuration* lets you define the CPU and PLL settings.

```
Insyde Technology XpressROM Setup
Version: LiteRunner-LX LRLX0010.BIN      (c)LiPPERT Built: 05/11/2009 15:08:49
----- System Clock/PLL Configuration -----

Clock Mode
Clock Determined by: Manual settings

Manual PLL Settings
CPU Multiplier:    15
GeodeLink Multiplier: 12

Spread Spectrum:   Enabled

33.3MHz * CPU multiplier = CPU speed
```

The *Power Management* menu gives control over power down modes supported.

```
Insyde Technology XpressROM Setup
Version: LiteRunner-LX LRLX0010.BIN      (c)LiPPERT Built: 05/11/2009 15:08:49
----- Power Management -----

Legacy BIOS PM at Boot: Disabled

Power Management APIs
APM Available: No
ACPI Available: Yes
S1 Clocks: Off (Least power)
P-State Limit: P1

Clock Gating
CPU Clock Gating: Enabled
Chipset Clock Gating: Enabled

Wake up Events
PS/2 Mouse: None
PS/2 Keyboard: None
Wake up Key: Ctrl+Esc

Power Down Ethernet Chips at Boot: Disabled

BIOS will turn on Legacy PM before booting the OS.
```

*Miscellaneous Configuration* controls various other features

```
Insyde Technology XpressROM Setup
Version: LiteRunner-LX LRLX0010.BIN      (c)LiPPERT Built: 05/11/2009 15:08:49
----- Miscellaneous Configuration -----

Splash Screen Configuration
Splash Screen: Enabled
Clear Splash Screen: Enabled
F1 Key Timeout: 2000

Summary Screen Configuration
Summary Screen: Enabled
Summary Screen Timeout: 0

Power Button Configuration
Power Button: ACPI mode

PC Speaker Configuration
AC Beeper: Enabled

Enable/Disable display of splash screen
```

**ISA I/O and Memory Configuration** allows setting the boards ISA memory and I/O map. The **DDMA Configuration** allows to activate the DMA Mode for Channel 0 to 7.

```

Insyde Technology XpressROM Setup
Version: LiteRunner-LX LRLX0010.BIN      (c)LiPPERT Built: 05/11/2009 15:08:49
----- ISA I/O and Memory Configuration -----

I/O Mapped to ISA
I/O Range 0: Enabled      Size: 128      Base Addr (A15-A0): 0x0100
I/O Range 1: Enabled      Size: 64       Base Addr (A15-A0): 0x0180
I/O Range 2: Enabled      Size: 32       Base Addr (A15-A0): 0x01C0
I/O Range 3: Enabled      Size: 128      Base Addr (A15-A0): 0x0200
I/O Range 4: Enabled      Size: 64       Base Addr (A15-A0): 0x0300
I/O Range 5: Enabled      Size: 32       Base Addr (A15-A0): 0x0340

Memory and DMA Mapped to ISA
Mem Range 0: Enabled      Size: 32K      Base Addr (A23-A0): 0x0CB000
Mem Range 1: Enabled      Size: 64K      Base Addr (A23-A0): 0x0D0000
Mem Range 2: Disabled     Size: 16K      Base Addr (A23-A0): 0x000000
Mem Range 3: Disabled     Size: 16K      Base Addr (A23-A0): 0x000000

DMA Channel 0: Enabled
DMA Channel 1: Disabled   DMA Channel 5: Enabled
DMA Channel 2: Disabled   DMA Channel 6: Enabled
DMA Channel 3: Enabled    DMA Channel 7: Enabled

Enable/Disable mapping selected I/O addresses to ISA

```

The menu **Boot Order** specifies the order in which the BIOS tries the various mass memory devices for a bootable operating system. Boot over LAN is also supported.

```

Insyde Technology XpressROM Setup
Version: LiteRunner-LX LRLX0010.BIN      (c)LiPPERT Built: 05/11/2009 15:08:49
----- Boot Order -----


Boot Order Configuration
1. Floppy Disk
2. Hard Drive
3. CD-ROM Drive
4. USB Floppy Disk
5. USB Hard Drive/Flash Drive
6. USB CD-ROM Drive

Network Boot
7. None

```

## Trouble Shooting BIOS Settings

It may happen that the BIOS is configured that the Cool LiteRunner-LX800 does not start at all. To repair this, the default values of the BIOS can be automatically loaded at boot time. To load these, the power must be switched on and off again within 2 seconds. This sequence must be repeated 5 times, then the default values get loaded by the BIOS.



Pressing the Reset-Button five times while the system is booting achieves the same result.

If there is a power down during an upgrade of the BIOS or if a wrong software version has been erroneously flashed, there is the possibility to use a recovery BIOS.

Next to the PC104 header is a connector to plug in a Recovery BIOS on the LPC bus. The pin assignment can be found at chapter 3.22. If such a recovery BIOS is connected and thus a firmware hub present, this recovery BIOS will be used to boot the computer instead of the SPI BIOS.

The SPI BIOS is then disabled and can be reprogrammed with a Linux/DOS -based tool provided by Lippert.

## Programming Examples

The following programming examples are made for a Linux operation system. If other operation systems are used some header files could be unnecessary or they can have different names.

The "iopl()" function is a Linux specific one, in Windows XP a tool called "porttalk" can be used instead.

Be careful with the interpretation of the "outb" order in our examples:

Linux: 'outb(value, address)'

DOS, Windows: 'outb(address, value)'

The code is meant to be compiled using gcc under Linux.

### GPIOs on SUPERVISORY

The Cool LiteRunner-LX800's general purpose I/O signals (GPIO) are part of the ITE8712 SuperI/O. They are located in Logical Device 7 of the Super I/O and can be programmed using in/out statements on Index/Data registers 2Eh/2Fh. GPIO's 1x belong to GPIO set #1, GPIO's 2x to set #2 and so on, up to set #5. The following lines show an example how to program GPIO Bank 3, whose signals are located on the SUPERVISORY connector.

```
#include <sys/io.h>
#include <stdio.h>

#define CONF_ADDR 0x2E
#define CONF_DATA 0x2F
#define GPIO_ADDR 0x1222          //port address

//*****
// InitGPIO: initialize GPIO Bank #3
// Parameter: dir: bit=1/0 -> set to output/input
//           (char = 8 bit)
// Returns: -
//*****
void InitGPIO(char mode,char dir)
{
    // To set the SuperI/O into configuration mode, the sequence
    // 0x87, 0x01, 0x55, 0x55 must be written to the configuration address.
    outb(0x87, CONF_ADDR);
    outb(0x01, CONF_ADDR);
    outb(0x55, CONF_ADDR);
    outb(0x55, CONF_ADDR);
    // Enable Logical Device 7 for programming by writing 07h to
    // register 07h of the SuperI/O:

    outb(7, CONF_ADDR);          //Set to logic device
    outb(7, CONF_DATA);         //Number of logic device

    // Define the GPIO's data direction
    // Input: dir – each set bit represents an output
    outb(0xCA, CONF_ADDR);      // set direction: output/input
    outb(dir, CONF_DATA);       // BIT: 1=output, 0=input
    outb(0xBA, CONF_ADDR);      // enable pull-ups if acting as output
    outb(dir, CONF_DATA);       // BIT: 1=pull up, 0=no pull up
}

int main()
{
    char value1=0x55,value2;    //8 bit values
    iopl(3);                    //get all I/O rights
    InitGPIO(0xff,0xff);        //Initialize GPIO:
                                //set all to GPIO and all to output
    outb(value1, GPIO_ADDR);    //write out value1
    printf("Write=%x", value1);
    value2 = inb(GPIO_ADDR);    //read in value2
    printf(", Read=%x\n", value2);
    return 0;
}
```

```
}
```

For a more detailed description about programming the ITE8712 super I/O, please refer to chapter 8 of the datasheet.



**Note** Please note that this source code example is done for a system running with Linux. For other operation system it may be necessary to adapt the source code regarding include files or headers and the syntax of I/O out commands because Linux is using `outb(value, address)` instead of `outb(address, value)`.

### Serial Port COM3

The transmitter of the RS485 interface must be disabled in receive mode, and enabled in transmit mode. Therefore, setting GPIO2x of the ITE Super I/O Bit 0 to '0' disables transmitter, '1' enables transmitter

```
#include <sys/io.h>
#include <stdio.h>

#define DATA_REG 0x1221 //Port address for fast access to GPIO2x bank

void Com3Transmitter(unsigned char ON)
{
    unsigned char regval;
    if(ON)
        regval = inb(DATA_REG) | 1; // enable COM3 RS485, Bit 0 of GPIO2x
    else
        regval = inb(DATA_REG) & ~1; // disable COM3 RS485, Bit 0 of GPIO2x
    outb(regval, DATA_REG);
    printf("regval=%x inb=%x\n",regval,inb(DATA_REG));
}

int main(int argc, char *argv[])
{
    unsigned char value;
    iopl(3);
    if(argc == 2)
    {
        value = strtol(argv[1], (char**)NULL,10);
        if(value == 0 || value == 1)
            Com3Transmitter(value);
        else
            printf("ERROR: wrong value\n");
    }
    else
        printf("USAGE: ./com3 <value>\nvalue = 0 -> OFF\nvalue = 1 -> ON\n");
    return 0;
}
```



**Note:** Please note that this source code example is done for a system running with Linux. For other operation system it may be necessary to adapt the source code regarding include files or headers and the syntax of I/O out commands because Linux is using `outb(value, address)` instead of `outb(address, value)`.

## LIVE-LED

The LIVE-LED can be programmed by users. The cathode of the mounted LED is connected to a GPIO pin of the Super I/O. If the input has ground potential the LED is on.

The LIVE-LED (red) can be controlled with bit 0 of I/O port 1220h (SIO GP10). The BIOS signals with it that the POST is in progress. After that, the LED may be freely used by any application program.

The following Linux program changes the state of the LIVE-LED.

```
#include <stdio.h>
#include <sys/io.h>

#define PORT 0x1220
#define MASK 0x01

int main()
{
    unsigned char data;
    if (iopl(3)) { //get port access permissions (must be root)
        perror("iopl"); return 1;
    }

    data = inb(PORT); //read GPIOs
    if (data & MASK) { //isolate LED bit (inverse logic!)
        printf("Live LED was off, switching it on.\n");
        outb(data & ~MASK, PORT);
    } else {
        printf("Live LED was on, switching it off.\n");
        outb(data | MASK, PORT);
    }

    iopl(0);
    return 0;
}
```



**Note:** Please note that this source code example is done for a system running with Linux. For other operation system it may be necessary to adapt the source code regarding include files or headers and the syntax of I/O out commands because Linux is using `outb(value, address)` instead of `outb(address, value)`.

## Watchdog

Since the Watchdog is disabled in delivery status, it must be set up for proper use.

The Watchdog is an internal feature of the ITE8712 Super I/O. If the Watchdog is activated and the timer is not set back within a programmed amount of time, the board does a system reset. In order to read back the watchdog event read Bit 0 of Watchdog status register 71h in LDN7.

The following program in C is an example how to test the Watchdog function.

```
#include <stdio.h>
#include <sys/io.h>
#include <unistd.h>

#define CONF_ADDR 0x2E
#define CONF_DATA 0x2F

int main()
{
    unsigned char i;
    iopl(3);
    outb(0x87, CONF_ADDR); // sets SIO in configuration mode (fix sequence:
        // 0x87,0x01,x055,0x55)
    outb(0x01, CONF_ADDR);
    outb(0x55, CONF_ADDR);
    outb(0x55, CONF_ADDR);
    outb(0x07, CONF_ADDR); // LDN=0x07
    outb(0x07, CONF_DATA);
    outb(0x72, CONF_ADDR); // set time out value to seconds
    outb((inb(CONF_DATA)&0x80), CONF_DATA);
    outb(0x73, CONF_ADDR); //set time out:
    outb(0x03, CONF_DATA); //0x03 -> 3 seconds
    printf("Watchdog enabled. Press CTRL+C within 5 seconds to stop resetting.\n");
    for(i=0; i<5; i++)
    {
        outb(0x73, CONF_ADDR); //reset time out
        outb(0x03, CONF_DATA);
        printf(".");
        fflush(stdout);
        sleep(1);
    }
    outb(0x73, CONF_ADDR);
    outb(0x00, CONF_DATA); //deactivate watchdog
    printf("\nWatchdog disabled\n");
    iopl(0);
    return 0;
}
```



**Note:** Please note that this source code example is done for a system running with Linux. For other operation system it may be necessary to adapt the source code regarding include files or headers and the syntax of I/O out commands because Linux is using outb(value, address) instead of outb(address, value).

## Reading Temperatures

There are temperature sensors available that allow measurement of the CPU's chip temperature as well as the board's ambient temperature. These are shown in the BIOS setup screens, see above.

```
#include <stdio.h>
#include <unistd.h>
#include <sys/io.h> // needed for inb/outb

#define EC_INDEX 0x295
#define EC_DATA 0x296

int main()
{
    signed char cputemp, ambtemp;

    if (iopb(3)) { // Linux-specific, e.g. DOS doesn't need this
        printf("Failed to get I/O access permissions.\n");
        printf("You must be root to run this.\n");
        return 1;
    }

    printf("Press CTRL+C to cancel!\n");
    printf("CPU AMBIENT\n");
    while (1) {

        outb(0x29, EC_INDEX); //read out CPU temp
        cputemp = inb(EC_DATA);
        outb(0x2A, EC_INDEX); //read out ambient temp
        ambtemp = inb(EC_DATA);
        printf("%3d %3d\n", cputemp, ambtemp);

        fflush(stdout);
        sleep(1);
    }

    //return 0;
}
```



### **Note**

Please note that this source code example is done for a system running with Linux. For other operation system it may be necessary to adapt the source code regarding include files or headers and the syntax of I/O out commands because Linux is using `outb(value, address)` instead of `outb(address, value)`.

## Reading Voltages

The +12/-12V supplies are not used by any on board components, but only forwarded to the PC/104 and backlight connectors. Still, the voltages on these lines can be monitored in the BIOS Setup (see above) or by an application, as shown here.

```
#include <stdio.h>
#include <sys/io.h> // needed for inb/outb

#define EC_INDEX 0x295
#define EC_DATA 0x296

int main()
{
    signed int p12V, n12V;

    if (iopl(3)) { // Linux-specific, e.g. DOS doesn't need this
        printf("Failed to get I/O access permissions.\n");
        printf("You must be root to run this.\n");
        return 1;
    }

    outb(0x24, EC_INDEX); // read +12 V voltage
    p12V = ((unsigned char)inb(EC_DATA)) * 64; //mV
    printf("+12 V voltage: %+5.1f V\n", p12V/1000.0);

    outb(0x25, EC_INDEX); // read -12 V voltage
    n12V = ((unsigned char)inb(EC_DATA)) * 80 - 16384; //mV
    printf("-12 V voltage: %+5.1f V\n", n12V/1000.0);

    return 0;
}
```



---

**Note:** Please note that this source code example is done for a system running with Linux. For other operation system it may be necessary to adapt the source code regarding include files or headers and the syntax of I/O out commands because Linux is using `outb(value, address)` instead of `outb(address, value)`.

---

## 4.4 Drivers

Software drivers for sound, Ethernet, AES and graphics adapter are available for the Cool LiteRunner-LX800.

These drivers can be downloaded from LiPPERT's website <http://www.lippertembedded.com>.  
Follow the installation instructions that come with the drivers.

## 5 Address Maps

This section describes the layout of the CPU memory and I/O address spaces.



**Note** Depending on enabled or disabled functions in the BIOS, other or more resources may be used

### 5.1 Memory Address Map

Address Range		Address Range (Hex)			Size	Description
1024K	- 16384K	100000	-	FFFFFF	15360K	Extended Memory
896K	- 1024K	E0000	-	FFFFF	128K	System BIOS
800K	- 896K	C8000	-	DFFFF	96K	Mapped to ISA bus (default)
768K	- 800K	C0000	-	C7FFF	32K	Graphics BIOS
736K	- 768K	B8000	-	BFFFF	32K	Color Text Memory
704K	- 736K	B0000	-	B7FFF	32K	Monochrome Text Memory
640K	- 704K	A0000	-	AFFFF	64K	Graphic Memory
639K	- 640K	9FC00	-	9FFFF	1K	EBDA
0K	- 639K	0	-	9FBFF	639K	Conventional Memory

## 5.2 I/O Address Map

The system chipset implements a number of registers in I/O address space. These registers occupy the following map in the I/O space:

Address Range (hex)	Description
0000 - 000F	DMA controller
0020 - 0021	Programmable interrupt controller
002E - 002F	Super I/O
0040 - 0043	System timer
0048 - 004B	System timer
0060 - 0060	Keyboard
0061 - 0061	System speaker
0064 - 0064	Keyboard
0070 - 0073	System CMOS / Real-time clock
0080 - 008F	DMA controller
0092 - 0092	System
00A0 - 00A1	Programmable interrupt controller
00C0 - 00DF	DMA controller
00F0 - 00FF	Numeric coprocessor
0100 - 017F	*PCI-ISA bridge positive decode range 1 (default)
0180 - 01BF	*PCI-ISA bridge positive decode range 2 (default)
01C0 - 01DF	*PCI-ISA bridge positive decode range 3 (default)
01F0 - 01FF	*IDE controller
0200 - 027F	*PCI-ISA bridge positive decode range 4 (default)
0279 - 0279	(ISA-PnP data port)
0290 - 0297	Environment controller
0298 - 029B	PME direct access
02F8 - 02FF	*Serial port 2
0300 - 033F	*PCI-ISA bridge positive decode range 5 (default)
0340 - 035F	*PCI-ISA bridge positive decode range 6 (default)
0378 - 037F	*Parallel port
03B0 - 03BA	VGA
03C0 - 03DF	VGA
03F0 - 03F7	(Floppy controller)
03E8 - 03EF	*Serial port 3
03F8 - 03FF	*Serial port 1
0480 - 048F	DMA controller
04D0 - 04D1	Programmable interrupt controller
0A79 - 0A79	(ISA-PnP data port)
0CF8 - 0CFF	PCI config space
1220 - 1227	Simple-I/O
1228 - 122F	SPI flash
1390 - 13FF	*DDMA controller
AC1C - AC1F	VSA

\* Item can be moved or disabled in BIOS Setup

### 5.3 Interrupts

IRQ	System Resource	Bus
0	Timer	-
1	PS/2 Keyboard	LPC
2	(Secondary interrupt controller)	-
3	Serial port 2	LPC
4	Serial port 1	LPC
5	PCI INTC# (Ethernet 0)	PCI
6	Serial port 3	PCI
7	Parallel port	LPC
8	Real time clock	-
9	ACPI (Environment controller)	LPC
10	PCI INTA# (Mini-PCI, AES, Graphics)	PCI
11	PCI INTB# (Mini-PCI, Audio, misc. CS5536)	PCI
12	PS/2 Mouse	LPC
13	Numeric coprocessor	-
14	Primary IDE channel	PCI
15	PCI INTD# (Ethernet 1, USB)	PCI



**Note** Depending on the BIOS settings it is possible to reserve several IRQs for the Mini-PCI bus.  
Devices on the PCI and LPC bus cannot share one interrupt together!

### 5.4 DMA Channels

DMA	Data width	System Resource
0	8 bits	Available
1	8 bits	Parallel Port (ECP mode)
2	8 bits	Available
3	8 bits	Available
4		Reserved, Cascade Channel
5	16 bits	Available
6	16 bits	Available
7	16 bits	Available

## 5.5 PC/104 Bus Address Space

The PC/104 bus address space mapping can be changed in the BIOS setup. The table shows the factory default values. None of these ranges is used by any on-board devices so they all may be changed at will.

Range	Start Address	End Address	Size	Description
I/O 0	100	17F	128 bytes	IT8888 Positive Decode I/O Range 1
I/O 1	180	1BF	64 bytes	IT8888 Positive Decode I/O Range 2
I/O 2	1C0	1DF	32 bytes	IT8888 Positive Decode I/O Range 3
I/O 3	200	27F	128 bytes	IT8888 Positive Decode I/O Range 4
I/O 4	300	33F	64 bytes	IT8888 Positive Decode I/O Range 5
I/O 5	340	35F	32 bytes	IT8888 Positive Decode I/O Range 6
Mem 0	C8000	CFFFF	32 Kbytes	Memory mapped to ISA
Mem 1	D0000	DFFFF	64 Kbytes	Memory mapped to ISA
Mem 2			-	Disabled
Mem 3			-	Disabled

## Appendix A, Contact Information

### *Headquarters*

LiPPERT Embedded Computers GmbH  
Hans-Thoma-Straße 11  
68163 Mannheim  
Germany

Phone	+49 621 432140
Fax	+49 621 4321430
E-mail	sales@lippertembedded.com support@lippertembedded.com
Website	www.lippertembedded.com

### *US Office*

LiPPERT Embedded Computers, Inc.  
2220 Northmont Parkway Suite 250  
Duluth, GA 30096  
USA

Phone	+1 (770) 295 0031
Fax	+1 (678) 417 6273
E-mail	ussales@lippertembedded.com support@lippertembedded.com
Website	www.lippertembedded.com

## Appendix B, Additional Information

### B.1 Additional Reading

AMD Geode™ LX Processors Data Book

AMD Geode™ CS5536 Companion Device Data Book

Datasheet LPC interface ITE IT8712F, available at <http://www.ite.com.tw>

### B.2 PC/104

A copy of the latest PC/104 can be obtained from the PC/104 Consortium's website at <http://www.pc104.org>

## Appendix C, Getting Help

Should you have technical questions that are not covered by the respective manuals, please contact our support department at [support@lippertembedded.com](mailto:support@lippertembedded.com) .

Please allow one working day for an answer!

Technical manuals as well as other literature for all LiPPERT products can be found in the *Products* section of LiPPERT's website [www.lippertembedded.com](http://www.lippertembedded.com). Simply locate the product in question and follow the link to its manual.

### Returning Products for Repair

To return a product to LiPPERT for repair, you need to get a Return Material Authorization (RMA) number first. Please print the RMA Request Form from <http://www.lippertembedded.com/service/repairs.html> fill in the blanks and fax it to +49 621 4321430. We'll return it to you with the RMA number.

**Deliveries without a valid RMA number are returned to sender at his own cost!**

LiPPERT has a written Warranty and Repair Policy, which can be retrieved from <http://www.lippertembedded.com/service/warranty.html>

It describes how defective products are handled and what the related costs are. Please read this document carefully before returning a product.

## Appendix D, Revision History

Filename	Date	Edited by	Change
TME-104-CLR-LX800-R0V0	2008-05-14	CS	preliminary draft
TME-104-CLR-LX800-R1V0	2008-12-23	MF	Minor corrections
TME-104-CLR-LX800-R1V1	2008-01-08	CS	Ch. 1.4 dimensions added
TME-104-CLR-LX800-R1V2	2009-02-13	CS	Ch. 4.5 program failure corrected
TME-104-CLR-LX800-R1V3	2009-03-11	CS	Ch. 1.3, max. current corrected, footnote added
TME-104-CLR-LX800-R1V4	2009-05-20 2009-05-26 2009-06-10 2009-07-01 2009-07-06	CS JR CS JR CS	Ch. 2.3 colors of LEDs corrected Ch. 1.4 Top metrics updated Ch. 4.4 fixed Live-LED example Ch. 5 corrections in address maps Ch. 3.6 PC104+ removed Ch. 3.8 Reset-In on pin 10 removed Ch. 3.20 Pin C19 is KEY not GND Ch. 4.7 added voltage example Ch. 3.18 pin assignment corrected
TME-104-CLR-LX800-R1V5	2009-07-15	CS	Ch. 4.2 port address corrected Ch. 4.2-4.6 note added Ch. 4.3 comment corrected
TME-104-CLR-LX800-R1V6	2009-08-26	PK	Ch. 1 CF type corrected
TME-104-CLR-LX800-R1V7	2009-10-08 2009-10-26	CS JR	Ch. 1.2 MTBF added Ch. 2.1 Top added label to EIDE connector Ch. 2.2 hyperlinks to jumper added Ch. 3.4 LVDS color mapping added Ch. 3.5 CF socket added Ch. 3.11 max. baud rates added Ch. 3.17 External Battery added Ch. 3.21 BIOS Recovery added Ch. 4.3 BIOS screen shots updated General: article numbers of cable adapters added added links from port overview to chapters added foot prints to power supply pins added RefDes to all connectors Ch. 5.2 LRLX0012.BIN moved SPI and DDMA I/O ranges
TME-104-CLR-LX800-R1V8	2010-02-25	CS	Ch. 1.2 Added TFT Interface into ordering information
TME-104-CLR-LX800-R1V9	2010-03-03	CS/MF	Ch. 1.4. Updated mechanical top drawing Ch. 3.20 Added reference to IRQ, DRQ und DACK signals Ch. 3.4 added note about voltage selection to footprint 3 Ch. 3.6 Removed the wrong reference of I2C in the headline Ch. 3.7 Removed notes about PC/104 Plus bus
TME-104-CLR-LX800-R1V10	2010-03-19	CS	Ch. 1.4 Updated mechanical bottom drawing

Filename	Date	Edited by	Change
TME-104-CLR-LX800-R1V11	2010-05-25	CS	Ch. 4.1 and 4.2 watchdog by LEMT removed Ch. 2.1 Bottom; added LPC connector with link to BIOS Recovery
TME-104-CLR-LX800-R1V12	2010-07-28	MS	Matching connectors / parts added
TME-104-CLR-LX800-R1V13	2011-02-22	OF	Ch. 5.5 corrected
TME-104-CLR-LX800-R1V14	2011-04-01	MF	Ch.3.17 Internal battery included
TME-104-CLR-LX800-R1V15	2011-08-24	MF	Ch.4.3 battery lifetime corrected